June 13, 2008 USPTO

Search

- Full Text
- Concept
- Document ID
- Recent Disclosures

Other

- Prior Art Home
- Support
- Logout

Displaying records # 1 through 10 out of 500
(search stopped at 500 hits)

Result # 1 Relevance:
A method to improve interrupt response latency for multi-processor s
2004-02-09 IPCOM000021781D Englis
Disclosed is a method to improve interrupt response latency in a multi-processor systen guarantees that one or more processors are always idle in order to respond to an interr

Result # 2 Relevance:
Balanced Handling of I/O Interrupts in a Multiprocessor System
1993-02-01 IPCOM000103860D Englis
A method for handling I/O interrupts in a multiprocessor system is disclosed. An algorit which: (1) allows any processor in the system to handle an I/O interrupt, (2) prevents from waiting on a processor that will not be in a position to handle it ...

Result # 3 Relevance:
Programmable Interrupt Vectors in Processors
1982-10-01 IPCOM000050438D Englis
Described is a method to select under program control the vector number of an interrup processor that uses a vectored interrupt scheme. Using this method, the new state of t after an interrupt can be selected dynamically, even from outside the processor.

Result # 4 Relevance:
Interrupt Protocol for Interconnected Microprocessors
1978-07-01 IPCOM000070026D Englis
Microprocessor 10 drives address bus 11 and data bus 12, which are also coupled to me I/O adapters 14 and to a set of addressable registers 20. Another microprocessor 30 dr and data busses 31 and 32, which are connected to another memory 33, to other ...

Result # 5 Relevance:
Method for dedicated CPU interrupt tasking
2004-04-22 IPCOM000028085D Englis
A method for dedicating one or more processors in a multiprocessor system or logical p device interrupt handling, thereby reserving a known quantity of processing capacity fo workloads.

Result # 6 Relevance:
Technique to Passively Interrupt a Processor
1991-03-01 IPCOM000119856D Englis
Operating systems have the need to maintain status regarding facilities that are extern processor (e.g., I/O devices). There are two basic approaches, namely, having the devi instruction execution or having the operating system actively poll the ...

Result # 7 Relevance:
Apparatus to Download and Verify Microcode onto Multiple Processors
1993-12-01 IPCOM000106619D Englis
Disclosed is an apparatus to download multiple pieces of microcode unto a system that multiple processors and multiple pieces of memory. The system consists of n processor Pn) and m pieces of external memory (M1, M2,..., Mm). Some processors share ...

Result # 8 Relevance:

Processor Communication Interface

1986-03-01 IPCOM000060245D English

An interrupt-driven interface allows two central processing units (CPUs) having differing speeds to communicate with each other. The interface (Fig. 1) consists of an address bu bus 2, a control bus 3, interrupt lines 4, and a shared memory 5 that is ...

Result # 9 Relevance:

Programmable Routing of Interrupts in a Multiprocessor Network

1982-08-01 IPCOM000051197D English

A method to select under program control the routing of interrupts in a multiprocessor r network of individual processors in a single processing system) is described below. Usin one interrupt request can be routed to any set of the processors in a ...

Result # 10 Relevance:

Transparent Virtual Memory

1983-01-01 IPCOM000045004D English

A method is described whereby a computer may have an optional virtual memory capab be installed or removed without modification of the operating system or of application c presence and operation of virtual memory is transparent to applications, as well ...

Displaying page 1 of 50 << FIRST | < BACK | NEXT > | LAST >>

Search query: Apparatus and methods are provided for transferring interrupts. One emb computing device includes a first processor, a memory in communication processor, and computer executable instructions stored in memory and ex first processor. The computer executable instructions are provided to sele that has been waiting to be processed, for transfer from the first processo of other processors to select a second processor that has a short wait time the interrupt, and transfer the interrupt from the first processor to the sec

Published Before: 6-18-2004 (Original publication date)

New search | Modify this search